coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
early_usb.c File Reference
#include <device/pci_ops.h>
#include <device/pci_def.h>
#include "pch.h"
Include dependency graph for early_usb.c:

Go to the source code of this file.

Macros

#define PCH_EHCI1_TEMP_BAR0   CONFIG_EHCI_BAR
 
#define PCH_EHCI2_TEMP_BAR0   (PCH_EHCI1_TEMP_BAR0 + 0x400)
 

Functions

static void enable_usb_bar_on_device (pci_devfn_t dev, u32 bar)
 
void enable_usb_bar (void)
 

Macro Definition Documentation

◆ PCH_EHCI1_TEMP_BAR0

#define PCH_EHCI1_TEMP_BAR0   CONFIG_EHCI_BAR

Definition at line 11 of file early_usb.c.

◆ PCH_EHCI2_TEMP_BAR0

#define PCH_EHCI2_TEMP_BAR0   (PCH_EHCI1_TEMP_BAR0 + 0x400)

Definition at line 12 of file early_usb.c.

Function Documentation

◆ enable_usb_bar()

void enable_usb_bar ( void  )

Definition at line 31 of file early_usb.c.

References enable_usb_bar_on_device(), PCH_EHCI1_DEV, PCH_EHCI1_TEMP_BAR0, PCH_EHCI2_DEV, PCH_EHCI2_TEMP_BAR0, and pch_is_lp().

Here is the call graph for this function:

◆ enable_usb_bar_on_device()

static void enable_usb_bar_on_device ( pci_devfn_t  dev,
u32  bar 
)
static

Definition at line 25 of file early_usb.c.

References PCI_BASE_ADDRESS_0, PCI_COMMAND, PCI_COMMAND_MASTER, PCI_COMMAND_MEMORY, pci_or_config16(), and pci_write_config32().

Referenced by enable_usb_bar().

Here is the call graph for this function:
Here is the caller graph for this function: