coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
gpio_early.c
Go to the documentation of this file.
1 /* SPDX-License-Identifier: GPL-2.0-only */
2 
3 #include <mainboard/gpio.h>
4 #include <soc/gpio.h>
5 
6 static const struct pad_config early_gpio_table[] = {
7  /* Early LPC configuration in romstage */
8  PAD_CFG_NF(GPP_A1, NONE, DEEP, NF1),
9  PAD_CFG_NF(GPP_A2, NONE, DEEP, NF1),
10  PAD_CFG_NF(GPP_A3, NONE, DEEP, NF1),
11  PAD_CFG_NF(GPP_A4, NONE, DEEP, NF1),
12  PAD_CFG_NF(GPP_A5, NONE, DEEP, NF1),
13  PAD_CFG_NF(GPP_A6, NONE, DEEP, NF1),
14  PAD_CFG_NF(GPP_A8, NONE, DEEP, NF1),
15  PAD_CFG_NF(GPP_A9, NONE, DEEP, NF1),
16  PAD_CFG_NF(GPP_A10, NONE, DEEP, NF1),
17  PAD_CFG_GPO(GPP_B20, 0, PLTRST), /* BMC POST_COMPLETE */
18 };
19 
21 {
23 }
#define GPP_A4
#define GPP_A5
#define GPP_A2
#define GPP_A6
#define GPP_B20
Definition: gpio_soc_defs.h:73
#define GPP_A3
#define GPP_A10
#define GPP_A8
#define GPP_A1
#define GPP_A9
#define ARRAY_SIZE(a)
Definition: helpers.h:12
void gpio_configure_pads(const struct soc_amd_gpio *gpio_list_ptr, size_t size)
program a particular set of GPIO
Definition: gpio.c:307
#define PAD_CFG_NF(pad, pull, rst, func)
Definition: gpio_defs.h:197
#define PAD_CFG_GPO(pad, val, rst)
Definition: gpio_defs.h:247
void mainboard_configure_early_gpios(void)
Definition: gpio_early.c:19
static const struct pad_config early_gpio_table[]
Definition: gpio_early.c:6