coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
storage_test.h File Reference
#include <commonlib/sd_mmc_ctrlr.h>
#include <device/device.h>
#include <device/pci.h>
#include <timer.h>
Include dependency graph for storage_test.h:
This graph shows which files directly or indirectly include this file:

Go to the source code of this file.

Data Structures

struct  log_entry
 

Macros

#define LOG_ENTRIES   256
 

Functions

uint32_t storage_test_init (struct device *dev, uint32_t *previous_bar, uint16_t *previous_command)
 
void storage_test (uint32_t bar, int full_initialization)
 
void storage_test_complete (struct device *dev, uint32_t previous_bar, uint16_t previous_command)
 

Macro Definition Documentation

◆ LOG_ENTRIES

#define LOG_ENTRIES   256

Definition at line 35 of file storage_test.h.

Function Documentation

◆ storage_test()

◆ storage_test_complete()

void storage_test_complete ( struct device dev,
uint32_t  previous_bar,
uint16_t  previous_command 
)

Definition at line 65 of file storage_test.c.

References PCI_BASE_ADDRESS_0, PCI_COMMAND, pci_write_config16(), and pci_write_config32().

Referenced by mainboard_romstage_entry().

Here is the call graph for this function:
Here is the caller graph for this function:

◆ storage_test_init()

uint32_t storage_test_init ( struct device dev,
uint32_t previous_bar,
uint16_t previous_command 
)

Definition at line 32 of file storage_test.c.

References LOG_DEBUG, PCI_BASE_ADDRESS_0, PCI_BASE_ADDRESS_MEM_ATTR_MASK, PCI_COMMAND, PCI_COMMAND_MEMORY, PCI_DEVICE_ID, pci_read_config16(), pci_read_config32(), PCI_VENDOR_ID, pci_write_config16(), pci_write_config32(), printk, and SD_BASE_ADDRESS.

Referenced by mainboard_romstage_entry().

Here is the call graph for this function:
Here is the caller graph for this function: