coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
bootblock.c
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#include <
arch/bootblock.h
>
4
#include <
device/pci_ops.h
>
5
#include <
southbridge/intel/common/early_spi.h
>
6
#include "
i82801jx.h
"
7
8
void
bootblock_early_southbridge_init
(
void
)
9
{
10
enable_spi_prefetching_and_caching
();
11
12
i82801jx_setup_bars
();
13
14
/* Enable upper 128bytes of CMOS. */
15
RCBA32
(0x3400) = (1 << 2);
16
17
i82801jx_lpc_setup
();
18
}
bootblock.h
bootblock_early_southbridge_init
void __weak bootblock_early_southbridge_init(void)
Definition:
bootblock.c:17
early_spi.h
enable_spi_prefetching_and_caching
static void enable_spi_prefetching_and_caching(void)
Definition:
early_spi.h:8
i82801jx.h
pci_ops.h
RCBA32
#define RCBA32(x)
Definition:
rcba.h:14
i82801jx_setup_bars
void i82801jx_setup_bars(void)
Definition:
early_init.c:48
i82801jx_lpc_setup
void i82801jx_lpc_setup(void)
Definition:
early_init.c:12
src
southbridge
intel
i82801jx
bootblock.c
Generated by
1.9.1