coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
|
Go to the source code of this file.
Functions | |
void | bootblock_early_cpu_init (void) |
void | bootblock_early_northbridge_init (void) |
void | bootblock_early_southbridge_init (void) |
Definition at line 18 of file bootblock.c.
References set_flex_ratio_to_tdp_nominal().
Referenced by bootblock_soc_early_init().
Definition at line 16 of file bootblock.c.
References byt_config_com1_and_enable(), CONFIG, D0F0_PCIEXBAR_HI, D0F0_PCIEXBAR_LO, encode_pciexbar_length(), HOST_BRIDGE, PCI_DEV, pci_io_write_config32(), PCIEXBAR, program_base_addresses(), read32(), SAD_PCIEXBAR, setup_mmconfig(), spi_init(), tco_disable(), and TPM_BASE_ADDRESS.
Referenced by bootblock_soc_early_init().
Definition at line 17 of file bootblock.c.
References CONFIG, early_lpc_init(), early_pch_init(), enable_acpimmio_decode_pm04(), enable_acpimmio_decode_pm24(), enable_clocks(), enable_port80_on_lpc(), enable_prefetch(), enable_rom(), enable_spi_fast_mode(), enable_spi_prefetching_and_caching(), EXT_BIOS_ENABLE, EXT_BIOS_ENABLE_1MB, GCS, hudson_enable_rom(), hudson_lpc_decode(), hudson_lpc_port80(), hudson_pci_port80(), i82801gx_lpc_setup(), i82801gx_setup_bars(), i82801ix_early_init(), i82801ix_lpc_setup(), i82801jx_lpc_setup(), i82801jx_setup_bars(), LOWER_BIOS_ENABLE, LPC_IO_OR_MEM_DECODE_ENABLE, LPC_TRUSTED_PLATFORM_MODULE, mainboard_config_superio(), map_rcba(), pch_early_lpc(), pch_enable_lpc(), PCI_DEV, PCI_DID_INTEL_82371AB_ISA, PCI_ID, pci_locate_device(), pci_read_config16(), pci_read_config32(), PCI_VID_INTEL, pci_write_config16(), pci_write_config32(), pci_write_config8(), pm_write8(), RC, RCBA, RCBA32, RTC_ENABLE, RTC_POS_DECODE, RTCCFG, set_spi_speed(), TPM_12_EN, TPM_LEGACY_EN, uart_bootblock_init(), UPPER_RAM_EN, WRITE_PROTECT_ENABLE, and XBCS.
Referenced by bootblock_soc_early_init().