#include <intelblocks/gpio.h>
#include <intelblocks/pcr.h>
#include <soc/pcr.h>
#include <soc/pm.h>
Go to the source code of this file.
◆ soc_gpio_get_community()
◆ dnv_community_nc_groups
const struct pad_group dnv_community_nc_groups[] |
|
static |
Initial value:= {
}
#define INTEL_GPP(first_of_community, start_of_group, end_of_group)
#define NORTH_ALL_PCIE_CLKREQ4_N
#define NORTH_ALL_MEMHOT_N
#define NORTH_ALL_GBE0_SDP0
#define NORTH_ALL_PCIE_CLKREQ3_N
Definition at line 1 of file gpio.c.
◆ dnv_community_sc0_groups
const struct pad_group dnv_community_sc0_groups[] |
|
static |
Initial value:= {
}
#define SOUTH_GROUP0_DFX_SPARE4
#define SOUTH_GROUP0_SATA0_LED_N
#define SOUTH_GROUP0_SATA1_LED_N
#define SOUTH_GROUP0_SMB3_CLTT_DATA
Definition at line 1 of file gpio.c.
◆ dnv_community_sc1_groups
const struct pad_group dnv_community_sc1_groups[] |
|
static |
Initial value:= {
}
#define SOUTH_GROUP1_GPIO_3
#define SOUTH_GROUP1_EMMC_STROBE
#define SOUTH_GROUP1_SUSPWRDNACK
#define SOUTH_GROUP1_EMMC_CLK
Definition at line 1 of file gpio.c.
◆ dnv_community_sc_dfx_groups
const struct pad_group dnv_community_sc_dfx_groups[] |
|
static |
Initial value:= {
}
#define SOUTH_DFX_DFX_PORT_CLK0
#define SOUTH_DFX_DFX_PORT15
Definition at line 1 of file gpio.c.
◆ dnv_gpio_communities
◆ rst_map
Initial value:= {
}
#define PAD_CFG0_LOGICAL_RESET_PWROK
#define PAD_CFG0_LOGICAL_RESET_RSMRST
#define PAD_CFG0_LOGICAL_RESET_PLTRST
#define PAD_CFG0_LOGICAL_RESET_DEEP
Definition at line 1 of file gpio.c.