coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
early_init.c
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#include <
bootblock_common.h
>
4
#include <
device/pnp_ops.h
>
5
#include <
northbridge/intel/sandybridge/raminit_native.h
>
6
#include <
southbridge/intel/bd82x6x/pch.h
>
7
#include <
superio/nuvoton/common/nuvoton.h
>
8
#include <
superio/nuvoton/nct6776/nct6776.h
>
9
10
#define GLOBAL_DEV PNP_DEV(0x2e, 0)
11
#define SERIAL_DEV PNP_DEV(0x2e, NCT6776_SP1)
12
#define ACPI_DEV PNP_DEV(0x2e, NCT6776_ACPI)
13
14
const
struct
southbridge_usb_port
mainboard_usb_ports
[] = {
15
{ 1, 0, 0 },
16
{ 1, 0, 0 },
17
{ 1, 0, 1 },
18
{ 1, 0, 1 },
19
{ 1, 0, 2 },
20
{ 1, 0, 2 },
21
{ 1, 0, 3 },
22
{ 1, 0, 3 },
23
{ 1, 0, 4 },
24
{ 1, 0, 4 },
25
{ 1, 0, 6 },
26
{ 1, 0, 5 },
27
{ 1, 0, 5 },
28
{ 1, 0, 6 },
29
};
30
31
void
bootblock_mainboard_early_init
(
void
)
32
{
33
/* Enable UART */
34
nuvoton_pnp_enter_conf_state
(
GLOBAL_DEV
);
35
36
/* Select SIO pin states. */
37
pnp_write_config
(
GLOBAL_DEV
, 0x1c, 0x83);
38
pnp_write_config
(
GLOBAL_DEV
, 0x24, 0x30);
39
pnp_write_config
(
GLOBAL_DEV
, 0x27, 0x40);
40
pnp_write_config
(
GLOBAL_DEV
, 0x2a, 0x20);
41
42
/* Power RAM in S3. */
43
pnp_set_logical_device
(
ACPI_DEV
);
44
pnp_write_config
(
ACPI_DEV
, 0xe4, 0x10);
45
46
pnp_set_logical_device
(
SERIAL_DEV
);
47
48
nuvoton_pnp_exit_conf_state
(
GLOBAL_DEV
);
49
50
nuvoton_enable_serial
(
SERIAL_DEV
, CONFIG_TTYS0_BASE);
51
}
52
53
void
mainboard_get_spd
(
spd_raw_data
*spd,
bool
id_only)
54
{
55
read_spd
(&spd[0], 0x50, id_only);
56
read_spd
(&spd[2], 0x52, id_only);
57
}
bootblock_common.h
spd_raw_data
u8 spd_raw_data[256]
Definition:
ddr3.h:156
bootblock_mainboard_early_init
void bootblock_mainboard_early_init(void)
Definition:
early_init.c:11
mainboard_get_spd
void mainboard_get_spd(spd_raw_data *spd, bool id_only)
Definition:
early_init.c:25
mainboard_usb_ports
const struct southbridge_usb_port mainboard_usb_ports[]
Definition:
early_init.c:8
ACPI_DEV
#define ACPI_DEV
Definition:
early_init.c:12
SERIAL_DEV
#define SERIAL_DEV
Definition:
early_init.c:11
GLOBAL_DEV
#define GLOBAL_DEV
Definition:
early_init.c:10
nct6776.h
read_spd
void read_spd(spd_raw_data *spd, u8 addr, bool id_only)
Definition:
raminit.c:138
nuvoton_pnp_enter_conf_state
void nuvoton_pnp_enter_conf_state(pnp_devfn_t dev)
Definition:
early_serial.c:33
nuvoton_enable_serial
void nuvoton_enable_serial(pnp_devfn_t dev, u16 iobase)
Definition:
early_serial.c:48
nuvoton_pnp_exit_conf_state
void nuvoton_pnp_exit_conf_state(pnp_devfn_t dev)
Definition:
early_serial.c:41
nuvoton.h
pnp_set_logical_device
void pnp_set_logical_device(struct device *dev)
Definition:
pnp_device.c:59
pnp_write_config
void pnp_write_config(struct device *dev, u8 reg, u8 value)
Definition:
pnp_device.c:38
pnp_ops.h
raminit_native.h
pch.h
southbridge_usb_port
Definition:
pch.h:56
src
mainboard
asus
h61-series
variants
p8h61-m_pro
early_init.c
Generated by
1.9.1