coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
romstage.c File Reference
Include dependency graph for romstage.c:

Go to the source code of this file.

Functions

void mainboard_config_rcba (void)
 
void mb_get_spd_map (struct spd_info *spdi)
 

Variables

const struct usb2_port_config mainboard_usb2_ports [MAX_USB2_PORTS]
 
const struct usb3_port_config mainboard_usb3_ports [MAX_USB3_PORTS]
 

Function Documentation

◆ mainboard_config_rcba()

void mainboard_config_rcba ( void  )

Definition at line 7 of file romstage.c.

References D20IR, D22IR, D25IR, D26IR, D27IR, D28IR, D29IR, D31IR, DIR_ROUTE, PIRQA, PIRQB, PIRQC, PIRQD, PIRQE, PIRQF, PIRQG, PIRQH, and RCBA16.

Referenced by early_pch_init().

Here is the caller graph for this function:

◆ mb_get_spd_map()

void mb_get_spd_map ( struct spd_info spdi)

Definition at line 19 of file romstage.c.

Referenced by mainboard_romstage_entry().

Here is the caller graph for this function:

Variable Documentation

◆ mainboard_usb2_ports

const struct usb2_port_config mainboard_usb2_ports[MAX_USB2_PORTS]
Initial value:
= {
{ 0x0040, 1, 0, USB_PORT_BACK_PANEL },
{ 0x0040, 1, 0, USB_PORT_BACK_PANEL },
{ 0x0040, 1, 1, USB_PORT_BACK_PANEL },
{ 0x0040, 1, 2, USB_PORT_BACK_PANEL },
{ 0x0040, 1, 3, USB_PORT_BACK_PANEL },
{ 0x0040, 1, 3, USB_PORT_BACK_PANEL },
{ 0x0040, 1, 4, USB_PORT_BACK_PANEL },
{ 0x0040, 1, 4, USB_PORT_BACK_PANEL },
{ 0x0040, 1, 5, USB_PORT_BACK_PANEL },
{ 0x0040, 1, 5, USB_PORT_BACK_PANEL },
{ 0x0040, 1, 6, USB_PORT_BACK_PANEL },
{ 0x0040, 1, 6, USB_PORT_BACK_PANEL },
}
#define USB_OC_PIN_SKIP
Definition: pei_data.h:27
@ USB_PORT_BACK_PANEL
Definition: pei_data.h:30

Definition at line 19 of file romstage.c.

Referenced by perform_raminit().

◆ mainboard_usb3_ports

const struct usb3_port_config mainboard_usb3_ports[MAX_USB3_PORTS]
Initial value:
= {
{ 1, 0 },
{ 1, 0 },
{ 1, 1 },
{ 1, 1 },
{ 1, 2 },
{ 1, 2 },
}

Definition at line 19 of file romstage.c.

Referenced by perform_raminit().