coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
romstage.c
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#include <
northbridge/intel/haswell/haswell.h
>
4
#include <
northbridge/intel/haswell/raminit.h
>
5
#include <
southbridge/intel/lynxpoint/pch.h
>
6
7
void
mainboard_config_rcba
(
void
)
8
{
9
RCBA16
(
D31IR
) =
DIR_ROUTE
(
PIRQA
,
PIRQD
,
PIRQC
,
PIRQA
);
10
RCBA16
(
D29IR
) =
DIR_ROUTE
(
PIRQH
,
PIRQD
,
PIRQA
,
PIRQC
);
11
RCBA16
(
D28IR
) =
DIR_ROUTE
(
PIRQA
,
PIRQA
,
PIRQA
,
PIRQA
);
12
RCBA16
(
D27IR
) =
DIR_ROUTE
(
PIRQG
,
PIRQB
,
PIRQC
,
PIRQD
);
13
RCBA16
(
D26IR
) =
DIR_ROUTE
(
PIRQA
,
PIRQF
,
PIRQC
,
PIRQD
);
14
RCBA16
(
D25IR
) =
DIR_ROUTE
(
PIRQE
,
PIRQF
,
PIRQG
,
PIRQH
);
15
RCBA16
(
D22IR
) =
DIR_ROUTE
(
PIRQA
,
PIRQD
,
PIRQC
,
PIRQB
);
16
RCBA16
(
D20IR
) =
DIR_ROUTE
(
PIRQA
,
PIRQB
,
PIRQC
,
PIRQD
);
17
}
18
19
void
mb_get_spd_map
(
struct
spd_info
*spdi)
20
{
21
spdi->
addresses
[0] = 0x50;
22
spdi->
addresses
[1] = 0x51;
23
spdi->
addresses
[2] = 0x52;
24
spdi->
addresses
[3] = 0x53;
25
}
26
27
const
struct
usb2_port_config
mainboard_usb2_ports
[
MAX_USB2_PORTS
] = {
28
/* Length, Enable, OCn#, Location */
29
{ 0x0040, 1, 0,
USB_PORT_BACK_PANEL
},
30
{ 0x0040, 1, 0,
USB_PORT_BACK_PANEL
},
31
{ 0x0040, 1, 1,
USB_PORT_BACK_PANEL
},
32
{ 0x0040, 1,
USB_OC_PIN_SKIP
,
USB_PORT_BACK_PANEL
},
33
{ 0x0040, 1,
USB_OC_PIN_SKIP
,
USB_PORT_BACK_PANEL
},
34
{ 0x0040, 1, 2,
USB_PORT_BACK_PANEL
},
35
{ 0x0040, 1, 3,
USB_PORT_BACK_PANEL
},
36
{ 0x0040, 1, 3,
USB_PORT_BACK_PANEL
},
37
{ 0x0040, 1, 4,
USB_PORT_BACK_PANEL
},
38
{ 0x0040, 1, 4,
USB_PORT_BACK_PANEL
},
39
{ 0x0040, 1, 5,
USB_PORT_BACK_PANEL
},
40
{ 0x0040, 1, 5,
USB_PORT_BACK_PANEL
},
41
{ 0x0040, 1, 6,
USB_PORT_BACK_PANEL
},
42
{ 0x0040, 1, 6,
USB_PORT_BACK_PANEL
},
43
};
44
45
const
struct
usb3_port_config
mainboard_usb3_ports
[
MAX_USB3_PORTS
] = {
46
{ 1, 0 },
47
{ 1, 0 },
48
{ 1, 1 },
49
{ 1, 1 },
50
{ 1, 2 },
51
{ 1, 2 },
52
};
PIRQH
#define PIRQH
Definition:
irq.h:101
PIRQC
#define PIRQC
Definition:
irq.h:96
PIRQA
#define PIRQA
Definition:
irq.h:94
PIRQD
#define PIRQD
Definition:
irq.h:97
PIRQB
#define PIRQB
Definition:
irq.h:95
PIRQF
#define PIRQF
Definition:
irq.h:99
PIRQE
#define PIRQE
Definition:
irq.h:98
PIRQG
#define PIRQG
Definition:
irq.h:100
raminit.h
mainboard_usb3_ports
const struct usb3_port_config mainboard_usb3_ports[MAX_USB3_PORTS]
Definition:
romstage.c:45
mainboard_config_rcba
void mainboard_config_rcba(void)
Definition:
romstage.c:7
mb_get_spd_map
void mb_get_spd_map(struct spd_info *spdi)
Definition:
romstage.c:19
mainboard_usb2_ports
const struct usb2_port_config mainboard_usb2_ports[MAX_USB2_PORTS]
Definition:
romstage.c:27
haswell.h
USB_OC_PIN_SKIP
#define USB_OC_PIN_SKIP
Definition:
pei_data.h:27
MAX_USB3_PORTS
#define MAX_USB3_PORTS
Definition:
pei_data.h:26
USB_PORT_BACK_PANEL
@ USB_PORT_BACK_PANEL
Definition:
pei_data.h:30
MAX_USB2_PORTS
#define MAX_USB2_PORTS
Definition:
pei_data.h:25
D20IR
#define D20IR
Definition:
rcba.h:96
D31IR
#define D31IR
Definition:
rcba.h:87
D26IR
#define D26IR
Definition:
rcba.h:92
D28IR
#define D28IR
Definition:
rcba.h:90
D22IR
#define D22IR
Definition:
rcba.h:95
D25IR
#define D25IR
Definition:
rcba.h:93
DIR_ROUTE
#define DIR_ROUTE(a, b, c, d)
Definition:
rcba.h:116
D29IR
#define D29IR
Definition:
rcba.h:89
D27IR
#define D27IR
Definition:
rcba.h:91
RCBA16
#define RCBA16(x)
Definition:
rcba.h:13
pch.h
spd_info
Definition:
spd.h:11
spd_info::addresses
uint8_t addresses[4]
Definition:
raminit.h:11
usb2_port_config
Definition:
usb.h:27
usb3_port_config
Definition:
usb.h:130
src
mainboard
asrock
b85m_pro4
romstage.c
Generated by
1.9.1