3 #ifndef __SOC_QUALCOMM_COMMON_CLOCK_H__
4 #define __SOC_QUALCOMM_COMMON_CLOCK_H__
6 #define QCOM_CLOCK_DIV(div) (2 * div - 1)
137 #define GDSC_ENABLE_BIT 0
164 bool enable,
int br_enable);
static struct apbmisc * misc
#define assert(statement)
cb_err
coreboot error codes
enum cb_err clock_enable(void *cbcr_addr)
void clock_configure_dfsr_table(int qup, struct clock_freq_config *clk_cfg, uint32_t num_perfs)
enum cb_err clock_configure(struct clock_rcg *clk, struct clock_freq_config *clk_cfg, uint32_t hz, uint32_t num_perfs)
@ CLK_CTL_CMD_RCG_SW_CTL_SHFT
void clock_reset_bcr(void *bcr_addr, bool assert)
check_member(aoss, aoss_cc_reset_status, 0x50020)
enum cb_err clock_configure_enable_gpll(struct alpha_pll_reg_val_config *cfg, bool enable, int br_enable)
enum cb_err zonda_pll_enable(struct alpha_pll_reg_val_config *cfg)
enum cb_err agera_pll_enable(struct alpha_pll_reg_val_config *cfg)
void clock_reset_subsystem(u32 *misc, u32 shft)
enum cb_err enable_and_poll_gdsc_status(void *gdscr_addr)
@ CLK_CTL_CFG_SRC_DIV_SHFT
@ CLK_CTL_CFG_SRC_SEL_SHFT
@ CLK_CTL_CMD_UPDATE_SHFT
enum cb_err clock_enable_vote(void *cbcr_addr, void *vote_addr, uint32_t vote_bit)
void * reg_config_ctl_hi1
void * reg_apcs_pll_br_en
u8 _res1[0x5002c - 0x50024]
struct clock_rcg_dfsr dfsr_clk