coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
romstage.c
Go to the documentation of this file.
1 /* SPDX-License-Identifier: GPL-2.0-only */
2 
5 
6 #include "variant.h"
7 
9 {
10  /*
11  * GFX INTA -> PIRQA (MSI)
12  * D28IP_P1IP PCIE INTA -> PIRQA
13  * D29IP_E1P EHCI INTA -> PIRQD
14  * D20IP_XHCI XHCI INTA -> PIRQC (MSI)
15  * D31IP_SIP SATA INTA -> PIRQF (MSI)
16  * D31IP_SMIP SMBUS INTB -> PIRQG
17  * D31IP_TTIP THRT INTC -> PIRQA
18  * D27IP_ZIP HDA INTA -> PIRQG (MSI)
19  */
20 
21  /* Device interrupt pin register (board specific) */
22  RCBA32(D31IP) = (INTC << D31IP_TTIP) | (NOINT << D31IP_SIP2) |
23  (INTB << D31IP_SMIP) | (INTA << D31IP_SIP);
24  RCBA32(D29IP) = (INTA << D29IP_E1P);
25  RCBA32(D28IP) = (INTA << D28IP_P1IP) | (INTC << D28IP_P3IP) |
26  (INTB << D28IP_P4IP);
27  RCBA32(D27IP) = (INTA << D27IP_ZIP);
28  RCBA32(D26IP) = (INTA << D26IP_E2P);
30  RCBA32(D20IP) = (INTA << D20IP_XHCI);
31 
32  /* Device interrupt route registers */
33  RCBA16(D31IR) = DIR_ROUTE(PIRQG, PIRQC, PIRQB, PIRQA); /* LPC */
34  RCBA16(D29IR) = DIR_ROUTE(PIRQD, PIRQD, PIRQD, PIRQD); /* EHCI */
35  RCBA16(D28IR) = DIR_ROUTE(PIRQA, PIRQB, PIRQC, PIRQD); /* PCIE */
36  RCBA16(D27IR) = DIR_ROUTE(PIRQG, PIRQG, PIRQG, PIRQG); /* HDA */
37  RCBA16(D22IR) = DIR_ROUTE(PIRQA, PIRQA, PIRQA, PIRQA); /* ME */
38  RCBA16(D21IR) = DIR_ROUTE(PIRQE, PIRQF, PIRQF, PIRQF); /* SIO */
39  RCBA16(D20IR) = DIR_ROUTE(PIRQC, PIRQC, PIRQC, PIRQC); /* XHCI */
40  RCBA16(D23IR) = DIR_ROUTE(PIRQH, PIRQH, PIRQH, PIRQH); /* SDIO */
41 }
42 
43 void mb_get_spd_map(struct spd_info *spdi)
44 {
46  spdi->addresses[0] = SPD_MEMORY_DOWN;
48 }
#define PIRQH
Definition: irq.h:101
#define PIRQC
Definition: irq.h:96
#define PIRQA
Definition: irq.h:94
#define PIRQD
Definition: irq.h:97
#define PIRQB
Definition: irq.h:95
#define PIRQF
Definition: irq.h:99
#define PIRQE
Definition: irq.h:98
#define PIRQG
Definition: irq.h:100
#define SPD_MEMORY_DOWN
Definition: raminit.h:8
void mainboard_config_rcba(void)
Definition: romstage.c:7
void mb_get_spd_map(struct spd_info *spdi)
Definition: romstage.c:19
bool variant_is_dual_channel(const unsigned int spd_index)
Definition: romstage.c:14
unsigned int variant_get_spd_index(void)
Definition: romstage.c:8
#define D28IP_P3IP
Definition: rcba.h:71
#define D31IP_TTIP
Definition: rcba.h:57
#define D20IR
Definition: rcba.h:96
#define D31IR
Definition: rcba.h:87
#define D22IP
Definition: rcba.h:80
#define D31IP_SMIP
Definition: rcba.h:59
#define D28IR
Definition: rcba.h:90
#define INTA
Definition: rcba.h:21
#define D26IP_E2P
Definition: rcba.h:77
#define D31IP
Definition: rcba.h:56
#define D31IP_SIP2
Definition: rcba.h:58
#define D22IR
Definition: rcba.h:95
#define D20IP_XHCI
Definition: rcba.h:86
#define D29IP
Definition: rcba.h:63
#define DIR_ROUTE(a, b, c, d)
Definition: rcba.h:116
#define D29IR
Definition: rcba.h:89
#define D27IP
Definition: rcba.h:74
#define D27IP_ZIP
Definition: rcba.h:75
#define D27IR
Definition: rcba.h:91
#define NOINT
Definition: rcba.h:20
#define D28IP_P4IP
Definition: rcba.h:70
#define D20IP
Definition: rcba.h:85
#define D23IR
Definition: rcba.h:94
#define INTC
Definition: rcba.h:23
#define D26IP
Definition: rcba.h:76
#define D28IP_P1IP
Definition: rcba.h:73
#define D21IR
Definition: rcba.h:97
#define D29IP_E1P
Definition: rcba.h:64
#define D28IP
Definition: rcba.h:65
#define D31IP_SIP
Definition: rcba.h:60
#define INTB
Definition: rcba.h:22
#define D22IP_MEI1IP
Definition: rcba.h:84
#define RCBA16(x)
Definition: rcba.h:13
#define RCBA32(x)
Definition: rcba.h:14
Definition: spd.h:11
unsigned int spd_index
Definition: raminit.h:12
uint8_t addresses[4]
Definition: raminit.h:11