6 #include <soc/ramstage.h>
7 #include <soc/vr_config.h>
50 for (
size_t i = 0; i < tbl_entries; i++) {
51 if (tbl[i].
mchid != mch_id || tbl[i].tdp != tdp)
53 return tbl[i].
conf[domain];
114 int domain,
const struct vr_config *chip_cfg)
130 s_cfg->IccMax[domain] = cfg->
icc_max;
143 domain, mch_id, tdp);
145 domain, mch_id, tdp);
147 domain, mch_id, tdp);
150 domain, mch_id, tdp);
153 domain, mch_id, tdp);
158 if (s_cfg->TdcTimeWindow[domain] != 0 && s_cfg->TdcCurrentLimit[domain] != 0) {
159 s_cfg->TdcEnable[domain] = 1;
160 s_cfg->Irms[domain] = 1;
#define VR_CFG_ALL_DOMAINS_TDC_CURRENT(ia, gt)
#define VR_CFG_ALL_DOMAINS_ICC(ia, gt)
#define VR_CFG_ALL_DOMAINS_TDC(ia, gt)
#define VR_CFG_ALL_DOMAINS_LOADLINE(ia, gt)
static const struct vr_lookup vr_config_icc[]
void fill_vr_domain_config(FSP_S_CONFIG *s_cfg, int domain, const struct vr_config *chip_cfg)
static const struct vr_lookup vr_config_ll[]
static const struct vr_lookup vr_config_tdc_currentlimit[]
static const struct vr_lookup vr_config_tdc_timewindow[]
static uint32_t load_table(const struct vr_lookup *tbl, const int tbl_entries, const int domain, const uint16_t mch_id, uint8_t tdp)
#define printk(level,...)
DEVTREE_CONST struct device * pcidev_path_on_root(pci_devfn_t devfn)
static __always_inline u16 pci_read_config16(const struct device *dev, u16 reg)
#define BIOS_ERR
BIOS_ERR - System in incomplete state.
#define PCI_DID_INTEL_ADL_P_ID_7
#define PCI_DID_INTEL_ADL_P_ID_4
#define PCI_DID_INTEL_ADL_P_ID_3
#define PCI_DID_INTEL_ADL_P_ID_5
#define PCI_DID_INTEL_ADL_P_ID_10
#define PCI_DID_INTEL_ADL_P_ID_6
#define PCI_DID_INTEL_ADL_P_ID_1
uint16_t tdc_currentlimit
uint32_t conf[NUM_VR_DOMAINS]