11 #include <soc/pci_devs.h>
25 [10] =
"Unknown (10)",
26 [11] =
"Unknown (11)",
27 [12] =
"Unknown (12)",
28 [13] =
"Unknown (13)",
29 [14] =
"Unknown (14)",
30 [15] =
"Unknown (15)",
76 "Clean Moff->Mx wake",
78 "Moff->Mx wake after an error",
82 "Global reset after an error",
84 "Clean Intel ME reset",
86 "Intel ME reset due to exception",
88 "Pseudo-global reset",
94 "Non-power cycle reset",
96 "Power cycle reset through M3",
98 "Power cycle reset through Moff",
119 "Initialization starts",
121 "Disable the host wake event",
123 "Enabling CG for cset",
125 "Enabling PM handshaking",
127 "Flow determination start process",
129 "PMC Patching process",
135 "Error reading/matching the VSCC table in the descriptor",
139 "Check to see if straps say ME DISABLED",
141 "Timeout waiting for PWROK",
143 "EFFS says ME disabled",
145 "Possibly handle BUP manufacturing override strap",
151 "Flow detection error",
153 "M3 clock switching error",
155 "Host error - CPU reset timeout, DID timeout, memory missing",
159 "T34 missing - cannot program ICC",
161 "Waiting for DID BIOS message",
163 "Waiting for DID BIOS message failure",
165 "DID reported no error",
169 "Enabling UMA error",
171 "Sending DID Ack to BIOS",
173 "Sending DID Ack to BIOS error",
175 "Switching clocks in M0",
177 "Switching clocks in M0 error",
179 "ME in temp disable",
308 "Unable to override");
void print_me_fw_version(void *unused)
bool is_cse_enabled(void)
uint32_t me_read_config32(int offset)
int cse_request_global_reset(void)
#define printk(level,...)
#define ME_HFS3_FW_SKU_CONSUMER
#define ME_HFS3_FW_SKU_CORPORATE
#define BIOS_INFO
BIOS_INFO - Expected events.
#define BIOS_DEBUG
BIOS_DEBUG - Verbose output.
BOOT_STATE_INIT_ENTRY(BS_DEV_ENABLE, BS_ON_EXIT, print_me_fw_version, NULL)
#define ME_HFS2_PMEVENT_PWR_CYCLE_RESET_MOFF
#define ME_HFS2_PHASE_BUP
#define ME_HFS2_STATE_BUP_M0_CLK
#define ME_HFS2_PHASE_HOST_COMM
#define ME_HFS_ERROR_IMAGE
#define ME_HFS2_STATE_BUP_MANUF_OVRD_STRAP
#define ME_HFS2_STATE_BUP_WAIT_DID
#define ME_HFS2_STATE_BUP_CHECK_STRAP
#define ME_HFS2_STATE_BUP_M3_CLK_ERR
#define ME_HFS_ERROR_UNCAT
#define ME_HFS_MODE_NORMAL
#define ME_HFS2_STATE_BUP_ENABLE_UMA_ERR
#define ME_HFS2_STATE_BUP_M3
#define ME_HFS_ERROR_DEBUG
#define ME_HFS2_PMEVENT_NON_PWR_CYCLE_RESET
#define ME_HFS2_PMEVENT_PWR_CYCLE_RESET_M3
#define ME_HFS2_PHASE_UKERNEL
#define ME_HFS2_STATE_BUP_INIT
#define ME_HFS2_STATE_BUP_DID_NO_FAIL
#define ME_HFS2_PHASE_ROM
#define ME_HFS2_STATE_BUP_T32_MISSING
#define ME_HFS2_PMEVENT_PSEUDO_ME_RESET
#define ME_HFS2_STATE_BUP_TEMP_DIS
#define ME_HFS2_STATE_BUP_M0_KERN_LOAD
#define ME_HFS2_STATE_BUP_PWR_OK_TIMEOUT
#define ME_HFS2_PMEVENT_CLEAN_ME_RESET
#define ME_HFS_STATE_M0_UMA
#define ME_HFS_MODE_OVER_MEI
#define ME_HFS2_STATE_BUP_CPU_RESET_DID_TIMEOUT_MEM_MISSING
#define ME_HFS2_STATE_BUP_DIS_HOST_WAKE
#define ME_HFS2_STATE_BUP_M3_KERN_LOAD
#define ME_HFS_CWS_NORMAL
#define ME_HFS_STATE_PREBOOT
#define ME_HFS2_PMEVENT_MOFF_MX_WAKE_ERROR
#define ME_HFS2_PMEVENT_ME_RESET_EXCEPTION
#define ME_HFS2_STATE_BUP_SEND_DID_ACK_ERR
#define ME_HFS2_PMEVENT_CLEAN_GLOBAL_RESET_ERROR
#define ME_HFS_MODE_OVER_JMPR
#define ME_HFS2_STATE_BUP_VSCC_ERR
#define ME_HFS2_STATE_BUP_WAIT_DID_FAIL
#define ME_HFS2_STATE_BUP_ENABLE_UMA
#define ME_HFS2_STATE_ROM_DISABLE
#define ME_HFS2_STATE_ROM_BEGIN
#define ME_HFS2_PMEVENT_CLEAN_MOFF_MX_WAKE
#define ME_HFS2_STATE_BUP_M0_CLK_ERR
#define ME_HFS_STATE_BRINGUP
#define ME_HFS2_STATE_BUP_FLOW_DET_ERR
#define ME_HFS_MODE_DEBUG
#define ME_HFS_CWS_INVALID
#define ME_HFS_ERROR_NONE
#define ME_HFS2_STATE_BUP_SEND_DID_ACK
#define ME_HFS2_PMEVENT_CLEAN_GLOBAL_RESET
#define ME_HFS2_STATE_BUP_FLOW_DET
#define ME_HFS_STATE_ERROR
#define ME_HFS2_STATE_BUP_M0
#define ME_HFS2_STATE_BUP_STRAP_DIS
#define ME_HFS2_STATE_BUP_GET_FLASH_VSCC
#define ME_HFS2_STATE_BUP_EFSS_INIT
#define ME_HFS2_STATE_BUP_PMC_PATCHING
#define ME_HFS2_PMEVENT_CM0_CM0PG
#define ME_HFS6_FPF_ERROR
#define ME_HFS6_FPF_NOT_COMMITTED
#define ME_HFS2_PMEVENT_CM0_CM3
#define ME_HFS2_STATE_BUP_SET_FLASH_VSCC
#define ME_HFS2_STATE_BUP_CG_ENABLE
#define ME_HFS2_PMEVENT_CMX_CMOFF
#define ME_HFS2_PMEVENT_CM3_CM0
#define ME_HFS2_PMEVENT_CM0PG_CM0
#define ME_HFS2_PMEVENT_CM3_CM3PG
#define ME_HFS2_STATE_BUP_PM_HND_EN
static const char *const me_cws_values[]
static const char *const me_error_values[]
void intel_me_status(void)
static const char *const me_progress_bup_values[]
static const char *const me_opmode_values[]
static const char *const me_opstate_values[]
static const char *const me_progress_rom_values[]
static const char *const me_pmevent_values[]
static const char *const me_progress_values[]
int send_global_reset(void)
struct me_hfsts1::@464 fields
uint32_t cpu_replaced_valid
struct me_hfsts2::@477 fields
u32 power_down_mitigation
struct me_hfsts3::@465 fields
struct me_hfsts6::@480 fields