coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
ramstage.c File Reference
#include <acpi/acpi_device.h>
#include <baseboard/variants.h>
#include <console/console.h>
#include <device/pci_ops.h>
#include <ec/google/chromeec/ec.h>
#include <soc/pci_devs.h>
#include <drivers/intel/dptf/chip.h>
#include <intelblocks/power_limit.h>
Include dependency graph for ramstage.c:

Go to the source code of this file.

Macros

#define SET_PSYSPL2(e, w)   ((e) * (w) / 100)
 

Functions

 WEAK_DEV_PTR (dptf_policy)
 
static bool get_sku_index (const struct cpu_power_limits *limits, size_t num_entries, size_t *intel_idx, size_t *brask_idx)
 
void variant_update_power_limits (const struct cpu_power_limits *limits, size_t num_entries)
 
void variant_update_psys_power_limits (const struct cpu_power_limits *limits, const struct system_power_limits *sys_limits, size_t num_entries, const struct psys_config *config_psys)
 

Macro Definition Documentation

◆ SET_PSYSPL2

#define SET_PSYSPL2 (   e,
 
)    ((e) * (w) / 100)

Definition at line 15 of file ramstage.c.

Function Documentation

◆ get_sku_index()

static bool get_sku_index ( const struct cpu_power_limits limits,
size_t  num_entries,
size_t intel_idx,
size_t brask_idx 
)
static

Definition at line 17 of file ramstage.c.

References ARRAY_SIZE, BIOS_ERR, cpu_id, cpu_tdp, cpuid_to_adl, get_cpu_tdp(), limits, mchid, PCI_DEV, PCI_DEVICE_ID, pci_s_read_config16(), and printk.

Referenced by variant_update_power_limits(), and variant_update_psys_power_limits().

Here is the call graph for this function:
Here is the caller graph for this function:

◆ variant_update_power_limits()

◆ variant_update_psys_power_limits()

◆ WEAK_DEV_PTR()

WEAK_DEV_PTR ( dptf_policy  )