coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
bootblock.c File Reference
#include <bootblock_common.h>
#include <device/pci.h>
#include <FsptUpd.h>
#include <intelblocks/fast_spi.h>
#include <soc/iomap.h>
#include <console/console.h>
#include <cpu/x86/mtrr.h>
#include <intelblocks/lpc_lib.h>
#include <security/intel/cbnt/cbnt.h>
#include <soc/pci_devs.h>
#include <soc/bootblock.h>
#include <fsp/util.h>
Include dependency graph for bootblock.c:

Go to the source code of this file.

Functions

asmlinkage void bootblock_c_entry (uint64_t base_timestamp)
 
void bootblock_soc_early_init (void)
 
void bootblock_soc_init (void)
 

Variables

const FSPT_UPD temp_ram_init_params
 
static uint64_t assembly_timestamp
 
static uint64_t bootblock_timestamp
 

Function Documentation

◆ bootblock_c_entry()

asmlinkage void bootblock_c_entry ( uint64_t  base_timestamp)

Definition at line 40 of file bootblock.c.

References assembly_timestamp, bootblock_main_with_basetime(), bootblock_timestamp, fast_spi_cache_bios_region(), MIN, and timestamp_get.

Here is the call graph for this function:

◆ bootblock_soc_early_init()

void bootblock_soc_early_init ( void  )

◆ bootblock_soc_init()

void bootblock_soc_init ( void  )

Definition at line 64 of file bootblock.c.

References assembly_timestamp, BIOS_WARNING, bootblock_pch_init(), bootblock_timestamp, CONFIG, intel_cbnt_log_registers(), printk, and report_fspt_output().

Here is the call graph for this function:

Variable Documentation

◆ assembly_timestamp

uint64_t assembly_timestamp
static

Definition at line 37 of file bootblock.c.

Referenced by bootblock_c_entry(), and bootblock_soc_init().

◆ bootblock_timestamp

uint64_t bootblock_timestamp
static

Definition at line 38 of file bootblock.c.

Referenced by bootblock_c_entry(), and bootblock_soc_init().

◆ temp_ram_init_params

const FSPT_UPD temp_ram_init_params
Initial value:
= {
.FspUpdHeader = {
.Signature = FSPT_UPD_SIGNATURE,
.Revision = 1,
.Reserved = {0},
},
.FsptCoreUpd = {
.MicrocodeRegionBase = (UINT32)CONFIG_CPU_MICROCODE_CBFS_LOC,
.MicrocodeRegionLength = (UINT32)CONFIG_CPU_MICROCODE_CBFS_LEN,
.CodeRegionBase = (UINT32)CACHE_ROM_BASE,
.CodeRegionLength = (UINT32)CACHE_ROM_SIZE,
.Reserved1 = {0},
},
.FsptConfig = {
.FsptPort80RouteDisable = 0,
.ReservedTempRamInitUpd = {0},
},
.UnusedUpdSpace0 = {0},
.UpdTerminator = 0x55AA,
}
#define CACHE_ROM_SIZE
Definition: mtrr.h:223
#define CACHE_ROM_BASE
Definition: mtrr.h:226

Definition at line 16 of file bootblock.c.