4 #define GEN1_PCI_RESET_RESUMEWELL_GPIO 3
7 #define GALILEO_DETERMINE_IOEXP_SLA_RESUMEWELL_GPIO 5
#define GPIO_INT_POLARITY
#define GPIO_INTTYPE_LEVEL
#define R_QNC_GPIO_CGLVL_CORE_WELL
#define R_QNC_GPIO_CGTPE_CORE_WELL
#define R_QNC_GPIO_RNMIEN_RESUME_WELL
#define R_QNC_GPIO_CNMIEN_CORE_WELL
#define R_QNC_GPIO_CGTNE_CORE_WELL
#define R_QNC_GPIO_CGEN_CORE_WELL
#define R_QNC_GPIO_RGTPE_RESUME_WELL
#define R_QNC_GPIO_CGGPE_CORE_WELL
#define R_QNC_GPIO_RGTS_RESUME_WELL
#define R_QNC_GPIO_RGEN_RESUME_WELL
#define R_QNC_GPIO_RGTNE_RESUME_WELL
#define R_QNC_GPIO_CGSMI_CORE_WELL
#define R_QNC_GPIO_RGLVL_RESUME_WELL
#define R_QNC_GPIO_RGSMI_RESUME_WELL
#define R_QNC_GPIO_RGIO_RESUME_WELL
#define R_QNC_GPIO_CGIO_CORE_WELL
#define R_QNC_GPIO_CGTS_CORE_WELL
#define R_QNC_GPIO_RGGPE_RESUME_WELL
static const struct reg_script gen1_hsuart0_0x21[]
static const struct reg_script gen1_gpio_init[]
static const struct reg_script gen1_i2c_0x20_init[]
static const struct reg_script gen1_tpm_reset_0x21[]
static const struct reg_script gen1_tpm_reset_0x20[]
static const struct reg_script gen1_hsuart0_0x20[]
static const struct reg_script gen1_i2c_0x21_init[]
#define GEN1_GPIO_EXP_OUTPUT1
#define GEN1_GPIO_EXP_OUTPUT5
#define GEN1_GPIO_EXP_OUTPUT3
#define REG_I2C_WRITE(slave_addr_, reg_, value_)
#define GEN1_GPIO_EXP_PORT_SELECT
#define REG_I2C_AND(slave_addr_, reg_, value_)
#define REG_I2C_OR(slave_addr_, reg_, value_)
#define GEN1_GPIO_EXP_PORT_DIR
#define REG_GPIO_OR(reg_, value_)
#define REG_GPIO_WRITE(reg_, value_)
#define REG_GPIO_AND(reg_, value_)
#define REG_LEG_GPIO_WRITE(reg_, value_)
#define REG_LEG_GPIO_AND(reg_, value_)
#define TIME_DELAY_USEC(value_)
#define REG_LEG_GPIO_OR(reg_, value_)