coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
bootblock.c
Go to the documentation of this file.
1 /* SPDX-License-Identifier: GPL-2.0-or-later */
2 
3 #include <arch/bootblock.h>
4 #include <arch/mmio.h>
5 #include <assert.h>
6 #include <device/pci_ops.h>
7 #include <types.h>
8 
9 #include "x4x.h"
10 
12 {
13  switch (CONFIG_ECAM_MMCONF_BUS_NUMBER) {
14  case 256: return 0 << 1;
15  case 128: return 1 << 1;
16  case 64: return 2 << 1;
17  default: return dead_code_t(uint32_t);
18  }
19 }
20 
22 {
23  /* Disable LaGrande Technology (LT) */
24  read32((void *)TPM_BASE_ADDRESS);
25 
26  const uint32_t reg32 = CONFIG_ECAM_MMCONF_BASE_ADDRESS | encode_pciexbar_length() | 1;
28 }
static uint32_t read32(const void *addr)
Definition: mmio.h:22
#define dead_code_t(type)
Definition: assert.h:92
void __weak bootblock_early_northbridge_init(void)
Definition: bootblock.c:16
static uint32_t encode_pciexbar_length(void)
Definition: bootblock.c:11
#define TPM_BASE_ADDRESS
Definition: memmap.h:8
static __always_inline void pci_io_write_config32(pci_devfn_t dev, uint16_t reg, uint32_t value)
Definition: pci_io_cfg.h:65
#define D0F0_PCIEXBAR_LO
Definition: q35.h:11
@ HOST_BRIDGE
Definition: reg_access.h:23
unsigned int uint32_t
Definition: stdint.h:14