coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
early_pch.c File Reference
#include <console/console.h>
#include <device/pci_ops.h>
#include <device/device.h>
#include <device/pci_def.h>
#include <device/smbus_host.h>
#include <southbridge/intel/common/pmbase.h>
#include <elog.h>
#include "pch.h"
#include "chip.h"
#include <southbridge/intel/common/gpio.h>
Include dependency graph for early_pch.c:

Go to the source code of this file.

Functions

enum pch_platform_type get_pch_platform_type (void)
 
static void pch_enable_bars (void)
 
static void pch_generic_setup (void)
 
void pch_enable_lpc (void)
 
void __weak mainboard_config_superio (void)
 
void early_pch_init (void)
 

Function Documentation

◆ early_pch_init()

◆ get_pch_platform_type()

enum pch_platform_type get_pch_platform_type ( void  )

Definition at line 1 of file early_pch.c.

References did, PCH_LPC_DEV, PCH_TYPE_DESKTOP, PCH_TYPE_MOBILE, PCH_TYPE_ULT, PCI_DEVICE_ID, and pci_read_config16().

Referenced by perform_raminit().

Here is the call graph for this function:
Here is the caller graph for this function:

◆ mainboard_config_superio()

void __weak mainboard_config_superio ( void  )

Definition at line 84 of file early_pch.c.

◆ pch_enable_bars()

static void pch_enable_bars ( void  )
static

Definition at line 35 of file early_pch.c.

References ACPI_CNTL, ACPI_EN, DEFAULT_GPIOBASE, DEFAULT_PMBASE, GPIO_BASE, GPIO_CNTL, PCH_LPC_DEV, pci_write_config32(), pci_write_config8(), PMBASE, and RCBA.

Referenced by early_pch_init().

Here is the call graph for this function:
Here is the caller graph for this function:

◆ pch_enable_lpc()

◆ pch_generic_setup()

static void pch_generic_setup ( void  )
static

Definition at line 49 of file early_pch.c.

References BIOS_DEBUG, GCS, printk, RCBA32, and write_pmbase16().

Referenced by early_pch_init().

Here is the call graph for this function:
Here is the caller graph for this function: