22 u16 max_snoop, max_nosnoop;
31 printk(
BIOS_INFO,
"%s: Re-programmed LTR max latencies using chip-specific quirk\n",
77 static const struct pci_driver bayhub_lv2
__pci_driver = {
84 CHIP_NAME(
"BayHub Technology LV2 PCIe to SD bridge")
#define printk(level,...)
const char * dev_path(const struct device *dev)
static __always_inline void pci_or_config32(const struct device *dev, u16 reg, u32 ormask)
static __always_inline void pci_write_config32(const struct device *dev, u16 reg, u32 val)
static __always_inline void pci_update_config32(const struct device *dev, u16 reg, u32 mask, u32 or)
#define BIOS_INFO
BIOS_INFO - Expected events.
static void lv2_enable_ltr(struct device *dev)
static void lv2_enable(struct device *dev)
static const unsigned short pci_device_ids[]
static struct device_operations lv2_ops
static const struct pci_driver bayhub_lv2 __pci_driver
struct chip_operations drivers_generic_bayhub_lv2_ops
@ LV2_DRIVER_STRENGTH_MASK
@ LV2_L1_SUBSTATE_OPTIMISE
@ LV2_PCI_PM_L1_TIMER_MASK
@ LV2_MAX_LATENCY_SETTING
@ LV2_RESET_DMA_DISABLE_MASK
@ LV2_L1_SUBSTATE_OPTIMISE_MASK
#define PCIE_EXT_CAP_LTR_ID
#define PCI_LTR_MAX_SNOOP
void pci_dev_init(struct device *dev)
Default handler: only runs the relevant PCI BIOS.
void pci_dev_enable_resources(struct device *dev)
void pci_dev_read_resources(struct device *dev)
struct pci_operations pci_dev_ops_pci
Default device operation for PCI devices.
void pci_dev_set_resources(struct device *dev)
unsigned int pciexp_find_extended_cap(const struct device *dev, unsigned int cap)
bool pciexp_get_ltr_max_latencies(struct device *dev, u16 *max_snoop, u16 *max_nosnoop)
void(* read_resources)(struct device *dev)
DEVTREE_CONST void * chip_info