coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
Macros | Functions | Variables
mainboard.c File Reference
#include <amdblocks/acpimmio.h>
#include <device/mmio.h>
#include <device/pci_ops.h>
#include <console/console.h>
#include <device/device.h>
#include <device/pci_def.h>
#include <gpio.h>
#include <southbridge/amd/pi/hudson/hudson.h>
#include <southbridge/amd/pi/hudson/pci_devs.h>
#include <southbridge/amd/pi/hudson/amd_pci_int_defs.h>
#include <northbridge/amd/agesa/agesa_helper.h>
#include <northbridge/amd/pi/00730F01/pci_devs.h>
#include <southbridge/amd/common/amd_pci_util.h>
#include <superio/nuvoton/nct5104d/nct5104d.h>
#include <smbios.h>
#include <string.h>
#include <AGESA.h>
#include "gpio_ftns.h"
Include dependency graph for mainboard.c:

Go to the source code of this file.

Macros

#define SPD_SIZE   128
 
#define PM_RTC_CONTROL   0x56
 
#define PM_S_STATE_CONTROL   0xBA
 
#define SIO_PORT   0x2e
 

Functions

static void pirq_setup (void)
 
static void config_gpio_mux (void)
 
static void mainboard_enable (struct device *dev)
 
static void mainboard_final (void *chip_info)
 
const char * smbios_mainboard_serial_number (void)
 
const char * smbios_system_sku (void)
 

Variables

static const u8 mainboard_picr_data [FCH_INT_TABLE_SIZE]
 
static const u8 mainboard_intr_data [FCH_INT_TABLE_SIZE]
 
static const struct pirq_struct mainboard_pirq_data []
 
struct chip_operations mainboard_ops
 

Macro Definition Documentation

◆ PM_RTC_CONTROL

#define PM_RTC_CONTROL   0x56

Definition at line 23 of file mainboard.c.

◆ PM_S_STATE_CONTROL

#define PM_S_STATE_CONTROL   0xBA

Definition at line 24 of file mainboard.c.

◆ SIO_PORT

#define SIO_PORT   0x2e

Definition at line 125 of file mainboard.c.

◆ SPD_SIZE

#define SPD_SIZE   128

Definition at line 22 of file mainboard.c.

Function Documentation

◆ config_gpio_mux()

static void config_gpio_mux ( void  )
static

Definition at line 127 of file mainboard.c.

References CONFIG, dev_find_slot_pnp(), device::enabled, NCT5104D_GPIO0, NCT5104D_GPIO1, NCT5104D_SP3, NCT5104D_SP4, and SIO_PORT.

Referenced by mainboard_enable().

Here is the call graph for this function:
Here is the caller graph for this function:

◆ mainboard_enable()

static void mainboard_enable ( struct device *  dev)
static

Definition at line 226 of file mainboard.c.

References BIOS_INFO, config_gpio_mux(), mainboard_smbios_data(), device::ops, pirq_setup(), pm_read16(), PM_RTC_CONTROL, PM_S_STATE_CONTROL, pm_write16(), and printk.

Here is the call graph for this function:

◆ mainboard_final()

static void mainboard_final ( void *  chip_info)
static

Definition at line 250 of file mainboard.c.

References GPIO_58, GPIO_59, and gpio_set().

Here is the call graph for this function:

◆ pirq_setup()

static void pirq_setup ( void  )
static

Definition at line 114 of file mainboard.c.

References ARRAY_SIZE, intr_data_ptr, mainboard_intr_data, mainboard_picr_data, mainboard_pirq_data, picr_data_ptr, pirq_data_ptr, and pirq_data_size.

Referenced by mainboard_enable().

Here is the caller graph for this function:

◆ smbios_mainboard_serial_number()

const char* smbios_mainboard_serial_number ( void  )

Definition at line 263 of file mainboard.c.

References device::link_list, PCI_BASE_ADDRESS_0, PCI_DEVFN, pci_read_config32(), pcidev_on_root(), pcidev_path_behind(), read8(), serial, and snprintf().

Here is the call graph for this function:

◆ smbios_system_sku()

const char* smbios_system_sku ( void  )

Definition at line 300 of file mainboard.c.

Variable Documentation

◆ mainboard_intr_data

const u8 mainboard_intr_data[FCH_INT_TABLE_SIZE]
static
Initial value:
= {
[0 ... FCH_INT_TABLE_SIZE-1] = 0x1F,
[0x00] = 0x10,0x10,0x12,0x13,0x14,0x15,0x1F,0x1F,
[0x08] = 0x00,0x00,0x00,0x00,0x1F,0x1F,0x1F,0x1F,
[0x10] = 0x09,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x10,
[0x18] = 0x1F,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
[0x20] = 0x05,0x1F,0x1F,0x1F,0x1F,0x1F,0x00,0x00,
[0x28] = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
[0x30] = 0x12,0x1F,0x12,0x1F,0x12,0x1F,0x1F,0x00,
[0x38] = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
[0x40] = 0x1F,0x13,0x00,0x00,0x00,0x00,0x00,0x00,
[0x48] = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
[0x50] = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
[0x58] = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
[0x60] = 0x00,0x00,0x1F
}
FCH_INT_TABLE_SIZE
#define FCH_INT_TABLE_SIZE
Definition: amd_pci_int_defs.h:11

Definition at line 60 of file mainboard.c.

Referenced by pirq_setup().

◆ mainboard_ops

struct chip_operations mainboard_ops
Initial value:
= {
.enable_dev = mainboard_enable,
.final = mainboard_final,
}
mainboard_final
static void mainboard_final(void *chip_info)
Definition: mainboard.c:250
mainboard_enable
static void mainboard_enable(struct device *dev)
Definition: mainboard.c:226

Definition at line 300 of file mainboard.c.

◆ mainboard_picr_data

const u8 mainboard_picr_data[FCH_INT_TABLE_SIZE]
static
Initial value:
= {
[0 ... FCH_INT_TABLE_SIZE-1] = 0x1F,
[0x00] = 0x03,0x03,0x05,0x07,0x0B,0x0A,0x1F,0x1F,
[0x08] = 0xFA,0xF1,0x00,0x00,0x1F,0x1F,0x1F,0x1F,
[0x10] = 0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,
[0x18] = 0x1F,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
[0x20] = 0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x00,0x00,
[0x28] = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
[0x30] = 0x05,0x1F,0x05,0x1F,0x04,0x1F,0x1F,0x1F,
[0x38] = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
[0x40] = 0x1F,0x1F,0x00,0x00,0x00,0x00,0x00,0x00,
[0x48] = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
[0x50] = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
[0x58] = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
[0x60] = 0x00,0x00,0x1F
}

Definition at line 37 of file mainboard.c.

Referenced by pirq_setup().

◆ mainboard_pirq_data

const struct pirq_struct mainboard_pirq_data[]
static
Initial value:
= {
{GFX_DEVFN, {PIRQ_A, PIRQ_NC, PIRQ_NC, PIRQ_NC}},
{ACTL_DEVFN,{PIRQ_NC, PIRQ_B, PIRQ_NC, PIRQ_NC}},
{NB_PCIE_PORT1_DEVFN, {PIRQ_A, PIRQ_B, PIRQ_C, PIRQ_D}},
{NB_PCIE_PORT2_DEVFN, {PIRQ_B, PIRQ_C, PIRQ_D, PIRQ_A}},
{NB_PCIE_PORT3_DEVFN, {PIRQ_C, PIRQ_D, PIRQ_A, PIRQ_B}},
{XHCI_DEVFN, {PIRQ_C, PIRQ_NC, PIRQ_NC, PIRQ_NC}},
{SATA_DEVFN, {PIRQ_SATA, PIRQ_NC, PIRQ_NC, PIRQ_NC}},
{OHCI1_DEVFN, {PIRQ_OHCI1, PIRQ_NC, PIRQ_NC, PIRQ_NC}},
{EHCI1_DEVFN, {PIRQ_NC, PIRQ_EHCI1, PIRQ_NC, PIRQ_NC}},
{OHCI2_DEVFN, {PIRQ_OHCI2, PIRQ_NC, PIRQ_NC, PIRQ_NC}},
{EHCI2_DEVFN, {PIRQ_NC, PIRQ_EHCI2, PIRQ_NC, PIRQ_NC}},
{SMBUS_DEVFN, {PIRQ_SMBUS, PIRQ_NC, PIRQ_NC, PIRQ_NC}},
{HDA_DEVFN, {PIRQ_HDA, PIRQ_NC, PIRQ_NC, PIRQ_NC}},
{SD_DEVFN, {PIRQ_SD, PIRQ_NC, PIRQ_NC, PIRQ_NC}},
{OHCI3_DEVFN, {PIRQ_OHCI3, PIRQ_NC, PIRQ_NC, PIRQ_NC}},
{EHCI3_DEVFN, {PIRQ_NC, PIRQ_EHCI3, PIRQ_NC, PIRQ_NC}},
}
PIRQ_A
@ PIRQ_A
Definition: acpi_pirq_gen.h:22
PIRQ_C
@ PIRQ_C
Definition: acpi_pirq_gen.h:24
PIRQ_D
@ PIRQ_D
Definition: acpi_pirq_gen.h:25
PIRQ_B
@ PIRQ_B
Definition: acpi_pirq_gen.h:23
SD_DEVFN
#define SD_DEVFN
Definition: variants.h:11
NB_PCIE_PORT2_DEVFN
#define NB_PCIE_PORT2_DEVFN
Definition: pci_devs.h:34
NB_PCIE_PORT3_DEVFN
#define NB_PCIE_PORT3_DEVFN
Definition: pci_devs.h:35
NB_PCIE_PORT1_DEVFN
#define NB_PCIE_PORT1_DEVFN
Definition: pci_devs.h:33
GFX_DEVFN
#define GFX_DEVFN
Definition: pci_devs.h:13
ACTL_DEVFN
#define ACTL_DEVFN
Definition: pci_devs.h:27
PIRQ_SATA
#define PIRQ_SATA
Definition: amd_pci_int_defs.h:42
PIRQ_SMBUS
#define PIRQ_SMBUS
Definition: amd_pci_int_defs.h:29
PIRQ_SD
#define PIRQ_SD
Definition: amd_pci_int_defs.h:33
PIRQ_NC
#define PIRQ_NC
Definition: amd_pci_int_defs.h:11
SMBUS_DEVFN
#define SMBUS_DEVFN
Definition: pci_devs.h:117
SATA_DEVFN
#define SATA_DEVFN
Definition: pci_devs.h:83
PIRQ_HDA
#define PIRQ_HDA
Definition: amd_pci_int_defs.h:31
EHCI1_DEVFN
#define EHCI1_DEVFN
Definition: pci_devs.h:170
XHCI_DEVFN
#define XHCI_DEVFN
Definition: pci_devs.h:153
PIRQ_OHCI2
#define PIRQ_OHCI2
Definition: amd_pci_int_defs.h:52
PIRQ_OHCI1
#define PIRQ_OHCI1
Definition: amd_pci_int_defs.h:50
PIRQ_EHCI3
#define PIRQ_EHCI3
Definition: amd_pci_int_defs.h:55
PIRQ_OHCI3
#define PIRQ_OHCI3
Definition: amd_pci_int_defs.h:54
PIRQ_EHCI2
#define PIRQ_EHCI2
Definition: amd_pci_int_defs.h:53
PIRQ_EHCI1
#define PIRQ_EHCI1
Definition: amd_pci_int_defs.h:51
HDA_DEVFN
#define HDA_DEVFN
Definition: pci_devs.h:69
OHCI1_DEVFN
#define OHCI1_DEVFN
Definition: pci_devs.h:34
EHCI3_DEVFN
#define EHCI3_DEVFN
Definition: pci_devs.h:49
OHCI3_DEVFN
#define OHCI3_DEVFN
Definition: pci_devs.h:36
EHCI2_DEVFN
#define EHCI2_DEVFN
Definition: pci_devs.h:48
OHCI2_DEVFN
#define OHCI2_DEVFN
Definition: pci_devs.h:35

Definition at line 60 of file mainboard.c.

Referenced by pirq_setup().