12 #include <vendorcode/google/chromeos/chromeos.h>
23 if (
CONFIG(GRU_BASEBOARD_SCARLET))
34 if (!
CONFIG(GRU_BASEBOARD_SCARLET))
37 if (
CONFIG(CONSOLE_SERIAL)) {
39 "CONSOLE_SERIAL_UART should be UART2");
77 if (
CONFIG(GRU_HAS_TPM2)) {
80 if (
CONFIG(GRU_BASEBOARD_SCARLET)) {
120 reboot_from_watchdog();
static void write32(void *addr, uint32_t val)
void setup_chromeos_gpios(void)
void gpio_input(gpio_t gpio)
void gpio_output(gpio_t gpio, int value)
void gpio_input_pullup(gpio_t gpio)
__weak void bootblock_mainboard_init(void)
__weak void bootblock_mainboard_early_init(void)
static void configure_spi_flash(void)
static void configure_ec(void)
static void speed_up_boot_cpu(void)
static void configure_tpm(void)
_Static_assert(sizeof(hls_t)==HLS_SIZE, "HLS_SIZE must equal to sizeof(hls_t)")
void pwm_regulator_configure(enum pwm_regulator pwm, int millivolt)
#define IOMUX_SPI1_CSCLKTX
static struct rk3399_pmugrf_regs *const rk3399_pmugrf
static struct rk3399_grf_regs *const rk3399_grf
void i2c_init(unsigned int bus)
void gpio_input_irq(gpio_t gpio, enum gpio_irq_type type, uint32_t pull)
void rockchip_spi_set_sample_delay(unsigned int bus, unsigned int delay_ns)
void rockchip_spi_init(unsigned int bus, unsigned int speed_hz)
void rkclk_configure_cpu(enum apll_frequencies apll_freq)
int rkclk_was_watchdog_reset(void)