58 struct pei_data pei_data_template = {
60 .mchbar = CONFIG_FIXED_MCHBAR_MMIO_BASE,
61 .dmibar = CONFIG_FIXED_DMIBAR_MMIO_BASE,
62 .epbar = CONFIG_FIXED_EPBAR_MMIO_BASE,
63 .pciexbar = CONFIG_ECAM_MMCONF_BASE_ADDRESS,
64 .smbusbar = CONFIG_FIXED_SMBUS_IO_BASE,
75 .ts_addresses = { 0x00, 0x00, 0x00, 0x00 },
79 .max_ddr3_freq = 1600,
99 .hs_port_switch_mask = 0xf,
100 .preboot_support = 1,
#define HPET_BASE_ADDRESS
static __always_inline void pci_write_config32(const struct device *dev, u16 reg, u32 val)
static __always_inline u32 pci_read_config32(const struct device *dev, u16 reg)
static __always_inline void pci_write_config16(const struct device *dev, u16 reg, u16 val)
void bootblock_mainboard_early_init(void)
void mainboard_get_spd(spd_raw_data *spd, bool id_only)
const struct southbridge_usb_port mainboard_usb_ports[]
void mainboard_fill_pei_data(struct pei_data *pei)
int mainboard_should_reset_usb(int s3resume)
void mainboard_early_init(void)
void mainboard_pch_lpc_setup(void)
void read_spd(spd_raw_data *spd, u8 addr, bool id_only)
#define PCI_DEV(SEGBUS, DEV, FN)
void pnp_set_logical_device(struct device *dev)
void pnp_write_config(struct device *dev, u8 reg, u8 value)
#define PNP_DEV(PORT, FUNC)
void pnp_exit_conf_state(pnp_devfn_t dev)
void pnp_enter_conf_state(pnp_devfn_t dev)