17 #include <soc/ramstage.h>
19 #include <soc/soc_util.h>
21 #include <soc/pci_devs.h>
29 #if CONFIG(HAVE_ACPI_TABLES)
42 #if CONFIG(HAVE_ACPI_TABLES)
104 const STACK_RES *st = &iio.
res[i];
105 if (st->BusBase > 0 && st->BusBase != 0xff) {
void xeonsp_pci_domain_scan_bus(struct device *dev)
void xeonsp_pci_domain_set_resources(struct device *dev)
void attach_iio_stacks(struct device *dev)
enum fch_io_device device
#define printk(level,...)
void generate_cpu_entries(const struct device *device)
DEVTREE_CONST struct device * pcidev_path_on_root(pci_devfn_t devfn)
struct device * dev_find_device(u16 vendor, u16 device, struct device *from)
Find a device of a given vendor and type.
void fsp_silicon_init(void)
void block_gpio_enable(struct device *dev)
static void noop_read_resources(struct device *dev)
Standard device operations function pointers shims.
static void noop_set_resources(struct device *dev)
static __always_inline void pci_or_config32(const struct device *dev, u16 reg, u32 ormask)
uint32_t get_socket_stack_busno(uint32_t socket, uint32_t stack)
#define BIOS_DEBUG
BIOS_DEBUG - Verbose output.
unsigned long northbridge_write_acpi_tables(struct device *device, unsigned long start)
@ DEVICE_PATH_CPU_CLUSTER
#define PCI_DEVFN(slot, func)
void pci_dev_set_subsystem(struct device *dev, unsigned int vendor, unsigned int device)
void pci_domain_read_resources(struct device *dev)
static __always_inline uint32_t pci_s_read_config32(pci_devfn_t dev, uint16_t reg)
static __always_inline void pci_s_write_config32(pci_devfn_t dev, uint16_t reg, uint32_t value)
#define PCI_DEV(SEGBUS, DEV, FN)
struct device_operations cpu_bus_ops
const char * soc_acpi_name(const struct device *dev)
void platform_fsp_silicon_init_params_cb(FSPS_UPD *silupd)
__weak void mainboard_silicon_init_params(FSP_S_CONFIG *silconfig)
struct pci_operations soc_pci_ops
static void pch_enable_ioapic(struct device *dev)
static void set_imc_locks(void)
static void set_pcu_locks(void)
static void iio_write_mask(u16 bus, u16 dev, u8 func)
static void iio_dmi_en_masks(void)
static struct device_operations pci_domain_ops
struct chip_operations soc_intel_xeon_sp_cpx_ops
static void set_upi_locks(void)
static void chip_final(void *data)
static void iio_enable_masks(void)
static void chip_enable_dev(struct device *dev)
static void chip_init(void *data)
void cpx_init_cpus(struct device *dev)
#define RCVD_PCIE_UR_STS_MASK
#define PCU_CR3_FLEX_RATIO
#define RCVD_PCIE_CA_STS_MASK
#define P_STATE_LIMITS_LOCK
#define IIO_XPUNCCERRMSK_REG
#define DEVICES_PER_IIO_STACK
#define PCU_CR0_P_STATE_LIMITS
#define PCU_CR2_DRAM_PLANE_POWER_LIMIT
#define SAPMCTL_LOCK_MASK
#define PCU_CR0_PACKAGE_RAPL_LIMIT_UPR
#define UNSUPPORTED_REQ_ERR_MSK
#define SENT_PCIE_UNSUPP_MASK
#define TURBO_ACTIVATION_RATIO_LOCK
#define DRAM_POWER_INFO_LOCK_UPR
#define KTIMISCMODLCK_LOCK
#define IMC_M2MEM_TIMEOUT
#define PKG_PWR_LIM_LOCK_UPR
#define PCU_CR0_TURBO_ACTIVATION_RATIO
#define PCU_CR2_DRAM_POWER_INFO_UPR
#define SURPRISE_DWN_ERR_MSK
#define PCU_CR3_CONFIG_TDP_CONTROL
#define UPI_LL_CR_KTIMISCMODLCK
void pch_lock_dmictl(void)
void override_hpet_ioapic_bdf(void)
void get_iiostack_info(struct iiostack_resource *info)
void set_bios_init_completion(void)
unsigned int soc_get_num_cpus(void)
void(* read_resources)(struct device *dev)
enum device_path_type type
struct device_operations * ops
STACK_RES res[CONFIG_MAX_SOCKET *MAX_IIO_STACK]